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[57l ABsTRAcr 
In a digital device having an input thereto comprising a 
digital sample stream at a frequency F, a method for 
employing a component therein designed to work at a 
frequency less than F. The method in general comprises 
the steps of, dividing the digital sample stream into odd 
and even digital sample streams each at a frequency of 
F/2; passing one of the digital sample streams through 
the component designed to work at a frequency less 
than F wherein said component responds only to the 
odd or even digital samples in the one of the digital 
sample streams; delaying the other of the digital sample 
streams for the time it takes the one of the digital sample 
streams to pass through the component; and, adding the 
one of the digital sample streams after passing through 
the component with the delayed other of the digital 
sample streams. In the specific example, the component 
is a finte-impulse-response fiter of order [(N+1)/2] 
and the step of delaying comprises passing the other of 
the digital sample streams through a shift register for a 
time (in sampling periods) of [(N+ 1)/2] +r, where r is 
a pipeline delay through the finite-impulse-response 
fiter. 
10 Claims, 1 Drawing Sheet 
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BACKGROUNDART 
In the field of digital carrier demodulation such as 
employed with the deep space advanced receiver the 
usual practice in the prior art is to find commercial 
components intended for use at the frequencies in- 
volved and to incorporate them into the circuit design. 
While this accomplishes the design and performance 
objectives, where the performance criteria is pushing 
the state of the art such components are typically high 
cost items causing the resultant equipment to be equally 
high in cost. Where the equipment is to be redundant 
(i.e. existing at multiple locations around the world), the 
total cost for the equipment including the high-priced, 
high-performance components can be staggering. 
Where the performance criteria calls for components 
which are not yet commercially available, the design of 
the circuits and the production of the equipment can be 
brought to a literal stand-still. 
STATEMENT OF THE INVENTION 
Accordingly, it is an object of this invention to pro- 
vide a method of employing standard components in a 
way which allows them to achieve performance far in 
excess of that for which they were originally designed 
without any adverse effect. 
Other objects and benefits of this invention will be- 
come apparent from the detailed description which 
follows hereinafter when taken in conjunction with the 
drawing figures which accompany it. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 is a simplified drawing showing the digital 
demodulator of the present invention. 
FIG. 2 is a simplified drawing showing the prior art 
approach to filtering. 
FIG. 3 is a functional block diagram showing the 
approach to filtering of the present invention which is 
incorporated into the digital demodulator of FIG. 1 in 
lieu of the prior art filtering approach of FIG. 2. 
DIGITAL CARRIER DEMODULATOR 
EMPLOYING COMPONENTS WORKING 
BEYOND NORMAL LIMITS 
ORIGIN ON THE INVENTION 
This invention described herein was made in-the per- 
formance of work under a NASA contract, and is sub- 
ject to the provisions of Public Law 96-517 (35 USC 
202) in which the Contractor has elected not to retain 
title. 
TECHNICAL FIELD 
comprising, analog to digital conversion means for re- 
ceiving an intermediate frequency analog signal and for 
outputting a digital representation thereof; sampling 
switch means for sampling the digital representation of 
the intermediate frequency analog signal from the ana- 2o 
log to digital conversion means and for outputting a pair 
of digital sample streams; first multiplier means for mul- 
tiplying one of the pair of digital sample streams with an 
in-phase carrier signal; second multiplier means for 
multiplying the other of the pair of digital sample 25 
streams with a quadrature carrier signal; first half-band 
digital low-pass filter means for filtering an output from 
the first multiplier means; second half-band digital low- 
pass filter means for filtering an output from the second 
multiplier means; first decimator means for decimating 3o 
the number of samples from an output from the first 
half-band digital low-pass filter means; and, second 
decimator means for decimating the number of samples 
from an output from the second half-band digital low- 
pass filter means, the first and second decimator means 35 
each having an output which outputs are the output of 
the digital carrier demodulator which are input to a 
baseband signal processor. 
In particular, the first and second half-band digital 
low-pass filter means each comprises, demultiplexer 40 
means for receiving a digital sample stream at an input 
thereof and for outputting a first output stream compris- 
ing odd samples from the digital sample stream and a 
second output stream comprising even samples from the 
digital sample stream; delay means for receiving and 45 
delaying the first output stream; finite-impulse-response 
filter means of order [(N+ 1)/2] for receiving and filter- 
ing the second output stream; and, summing means for 
adding an output of the delay means and an output from 
a center tap of the filter means to produce a filtered 50 
output of the half-band digital low-pass filter means. 
In its broadest concept, in a digital device having an 
input thereto comprising a digital sample stream at a 
frequency F, the invention relates to the method of 
employing a component therein designed to work at a 55 
frequency less than F comprising the steps of, dividing 
the digital sample stream into odd and even digital sam- 
ple streams each at a frequency of F/2; passing one of 
the digital sample streams through the component de- 
signed to work at a frequency less than F wherein said 60 
component responds only to the odd or even digital 
samples in said one of the digital sample steams; delay- 
ing the other of the digital sample streams for the time 
it takes the one of the digital sample streams to pass 
through the component; and, adding the one of the 65 
digital sample streams after passing through the compo- 
nent with the delayed other of the digital sample 
streams. 
5 
The invention relates to a digital carrier demodulator 15 
DETAILED DESCRIPTION OF THE 
INVENTION 
The description which follows hereinafter is directed 
to a digital demodulator which has been designed at 
NASA’s Jet Propulsion Laboratory in Pasadena, Cali- 
fornia, and in particular, to the design of the half-band 
digital low-pass filters employed therein. As those 
skilled in the art will readily recognize and appreciate, 
the methods employed by the inventors herein to 
achieve their results in this particular application can be 
adapted to many other applications to achieve similar 
benefits. 
The above-referenced digital demodulator (generally 
designated as 10 in FIG. 1) has been designed for use in 
the reception of phase- and amplitudemodulated digital 
signals of bandwidths up to 15 MHz on microwave 
carriers. The system performs coherent demodulation 
in phase and in quadrature with the carrier locked in- 
phase to an intermediate frequency (IF) of 10 MHz. In 
statistical simulations and in tests of a “breadboard” 
version, the demodulator 10 exhibited the expected high 
performance at low signal-to-noise ratios. The design is 
suitable for fabrication in very-large-scale integrated 
circuitry. The intermediate frequency is digitized by the 
analog-to-digital ( A m )  converter 12 to 8 bits at a sam- 
pling rate (as set by the sampling switch 14) of 39.6 
MHz (chosen to minimize self-induced radio frequency 
. .  
th; circuitry, particularly when decimation by 2 is used 
as at 22 following the filters 20 and prior to the base- 
band signal processor 24. Other considerations that 
favored this novel selection include: 
(a) The width of the stopband equals the width of the 
passband. This is ideal for the elimination of sum 
frequencies that occur in complex heterodyning, 
because the sum-frequency components have the 
same bandwidths as that of the difference-fre- 
quency components to be passed. 
(b) The peak deviations of the ripples in the passband 
and the stopband are equal. As a result, the signal- 
to-noise ratio due to the passband ripple is about 
the same as that due to the sum-frequency noise 
aliased into the passband after decimation by 2. 
(c) When a decimation factor of 2 is employed, the 
processing rate is also reduced by a factor of 2. 
FIG. 2 illustrates a simplified architecture for the Nth 
(N odd) order finite-impulse-response filter 26 which 
would normally be employed in a prior art solution to 
the problem. The filter output is denoted as Yn, the input 
as xn, and the filter coefficient as hj. The filter 26 com- 
prises an N-tap filter 28. The outputs from the taps 30 of 
the filter 28 are multiplied together at 32 and then deci- 
mated at 34 to provide the output. The output yn of the 
filter 26 at the nth sampling interval is given by: 
Yn = 
j=[(N- 1)/2] 
Z hpn-j 
j =  - [(N- 1)/2] 
The output of a half-band filter can similarly be ex- 
pressed as: 
j= [ (N-  1)/2] 
Yn = . I hFn-j + xn  
]Odd= - [(N- 1)/2] 
additional adva&ge that the filter 38 operates-at half 
25 the input frequency. Thus, the components can be 
slower than those of a general finite-impulse-response 
filter such as that of FIG. 2. This, of course, is the very 
feature mentioned earlier which helps reduce the cost; 
that is, the components employed can be cheaper com- 
30 ponents intended for much lower frequency use since 
they are operating in an environment far in excess of 
that for which they were designed. Note, however, that 
the approach of the present invention, while using such 
components in an environment beyond their design 
35 range, does nothing to impose any damaging effects on 
the components. Furthermore, it is also possible to take 
advantage of the symmetry of the coefficients of the 
fast-impulse-response filter to reduce the number of 
multiplications by another factor of 2. Basically, what 
4 the present invention has accomplished in the above- 
described application is to allow twice the speed and 
twice the data to be obtained from the components as 
compared to their design specifications. In the particu- 
lar example, data is input at approximately 40 MHz and 
45 (under normal circumstances and without this inven- 
tion) would need the accuracy provided by a 15-tap 
filter to produce a 20 MHz output. Rather than employ- 
ing the off-shelf part (i.e. the filter 26 of FIG. 2) selling 
at about $300 each (with two being required for each 
50 receiver), this invention allows the same performance to 
be obtained employing a substantially less expensive 
filter intended for 20 MHz applications and having eight 
' taps plus a cheap delay line and a single adder. As can 
55 be appreciated, as technology advances faster than the 
parts available, using the approach of this invention 
allows one to use parts that otherwise would not be able 
to meet the performance requirements of the applica- 
tion. 
60 Wherefore, having thus described the present inven- 
1. A digital carrier demodulator comprising: 
(a) analog to digital conversion means for receiving 
an intermediate frequency analog signal and for 
outputting a digital representation thereof; 
(b) sampling switch means for sampling said digital 
representation of said imtermediate frequency ana- 
log signal from said analog to digital conversion 
where j is non-zero and odd, and xn denotes the input at 
the nth sampling interval. 
In this latter expression for yn with even-n (decima- 
tion factor of 2), the only term in the output that in- 
volves the even samples is the last term, which corre- 65 
sponds to the center tap of the filter. Thus, it was real- 
ized by the inventors herein that it would be possible to 
reduce the computation of Yn for even-n into a lower- 
tion~ what is claimed 
c 
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means and for outputting a pair of digital sample 
streams; 
(c) first multiplier means for multiplying one of said 
pair of digital sample streams with an in-phase 
carrier signal; 
(d) second multiplier means for multiplying the other 
of said pair of digital sample streams with a quadra- 
ture carrier signal; 
(e) first half-band digital low-pass filter means for 
filtering an output from said first multiplier means; 
(0 second half-band digital low-pass filter means for 
filtering an output from said second multiplier 
means; 
(g) first decimator means for decimating the number 
of samples from an output from said first half-band 
digital low-pass filter means; and, 
@) second decimator means for decimating the num- 
ber of samples from an output from said second 
half-band digital low-pass filter meansp said first 
and second decimator means each having an out- 
put, said output of said first decimator means and 
said output of said second decimator means in com- 
bination comprising an output of the digital carrier 
demodulator; and wherein additionally, 
(i) said first and second half-band digital low-pass 
filter means each comprisep, 
(il) demultiplexer means for receiving a digital sam- 
ple stream at an input thereof and for outputting a 
first output stream comprising odd samples from 
said digital sample stream and a second output 
stream comprising even samples from said digital 
sample stream, 
(i2) finite-impulse-response filter means having an 
input thereto and N taps to output data therefrom 
and being of order [(N+1)/2] for receiving and 
filtering said second output stream, 
(i3) delay means having an input and an output for 
receiving and delaying said first output stream for 
a time (in sampling periods) of [(N+1)/2]+r, 
where a pipeline delay through said finite-impulse- 
response filter means, and 
(i4) summing means for adding an output from said 
output of said delay means and an output from a 
center one of said taps of said filter means to pro- 
duce a filtered output of said half-band digital low- 
pass filter means. 
2. The digital carrier demodulator of claim 1 wherein: 
said finite-impulse-response filter means of order 
[(N+1)/2] is of an order less than the sampling 
frequency set by said sampling switch means for 
said pair of digital sample streams. 
3. The digital carrier demodulator of claim 2 wherein: 
said finite-impulse-response filter means is of an order 
which is approximately half the sampling fre- 
quency set by said sampling switch means for said 
pair of digital sample streams. 
4. In a digital carrier demodulator having, 
analog to digital conversion means for receiving an 
intermediate frequency analog signal and for out- 
putting a digital representation thereof, 
sampling switch means for sampling the digital repre- 
sentation of the intermediate frequency analog 
signal from the analog to digital conversion means 
and for outputting a pair of digital sample streams, 
first multiplier means for multiplying one of the pair 
of digital sample streams with an in-phase carrier 
signal, and 
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6 
second multiplier means for multiplying the other of 
the pair of digital sample streams with a quadrature 
carrier signal the improvement comprising: 
(a) first halfrband digital low-pass filter means for 
filtering an output from the first multiplier means; 
(b) second half-band digital low-pass filter means for 
filtering an output from the second multiplier 
means; 
(c) first decimator means for decimating the number 
of samples from an output from said first half-band 
digital low-pass filter means; and, 
(d) second decimator means for decimating the num- 
ber of samples from an output from said second 
half-band digital low-pass filter means, said first 
and second decimator means each having an out- 
put, said output of said first decimator means and 
said output of said second decimator means in com- 
bination comprising an output of the digital carrier 
demodulator; and wherein additionally, 
(i) said first and second half-band digital low-pass 
filter means each comprises, 
(il) demultiplexer means for receiving a digital 
sample stream at an input thereof and for output- 
ting a first output stream comprising odd samples 
from said digital sample stream and a second 
output stream comprising even samples from 
said digital sample stream, 
(i2) finite-impulse-response filter means having an 
input thereto and N taps to output data there- 
from and being of order [(N+ 1)/2] for receiving 
and filtering said second output stream, 
(i3) delay means having an input and an output for 
receiving and delaying said first output stream 
for a time (in sampling periods) of [(N+ 1)/2]+r, 
where r is a pipeline delay through said fmite- 
impulse-response filter means, and 
(i4) summing means for adding an output from said 
output of said delay means and an output from a 
center one of said taps of said filter means to 
produce a filtered output of said half-band digital 
low-pass filter means. 
5. The immovement to a digital carrier demodulator 
of claim 4 \;herein: 
- 
said finite-impulse-response filter means of order 
[(N+1)/2] is of an order less than the sampling 
frequency set by the sampling switch means for the 
pair of digital sample streams. 
6. The improvement to a digital carrier demodulator 
said finite-impulse-response filter means is of an order 
which is approximately half the sampling fre- 
quency set by the sampling switch means for the 
pair of digital sample streams. 
7. In a digital device having an input thereto compris- 
55 ing a digital sample stream at a frequency F, the method 
of employing a component therein designed to work at 
a frequency less than F comprising the steps of: 
(a) dividing the digital sample stream into odd and 
even digital sample streams each at a frequency of 
@) passing one of the digital sample streams through 
the component designed to work at a frequency 
less than F wherein said component responds only 
to the odd or even digital samples in said one of the 
(c) delaying the other of the digital sample streams 
for the time it takes the one of the digital sample 
streams to pass through the component; and, 
45 
of claim 5 wherein: 
50 
60 F/2; 
65 digital sample streams; 
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(d) adding the one of the digital sample streams after 
passing through the component with the delayed 
other of the digital sample streams. 
8. The method of claim 7 wherein the component is a 
finite-impulse-response filter having an input thereto 
and N taps to output data therefrom and being of order 
[(N+1)/2] and said step of delaying the other of the 
digital sample streams for the time it takes the one of the 
digital sample streams to pass through the component 10 
comrises: 
(a) demultiplexing the digital sample stream into odd 
and even digital sample sireams each at a frequency 
of F/2; 
(b) passing the even digital sample stream through a 
5 finte-impulse-response filter having an input 
thereto and N taps tp output data therefrom and 
being of order [(N+ 1)/2] and capable of working 
only at a frequency less than F; 
(c) passing the other of the digital sample streams 
through a shift register for a time of (in sampling 
periods) [(N+ 1)/2]+r, where r is a pipeline delay 
through the finte-impulse-response filter; and, 
(d) adding outputs of the finite-impulse-response fiter 
and the shift register. 
10. The method of claim 9 wherein said step of adding 
outputs of the finite-impulse-response filter and the shift 
register 
adding an output from a center tap of the finite- 
impulse-response filter to an output from the shift 
register. 
passing the other of the digital sample streams 
through a register for a time (in sampling 
periods) of [(N+1)/2]+r9 where r is a pipeline 
through the finte-impulse-response 
9. In a digital carrier demodulator having an input 
thereto comprising a digital sample Stream at a fre- 
quency F, the method of employing filters therein de- 
signed to work at a frequency less than F comprising 20 
15 
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